ABSTRACT Emerging memristor technology is recently drawing widespread attention due to its potential for diverse applications. Due to the lack of real solid-state memristive devices, there have been many initiatives to develop memristor emulators to study their behavior and applications. One of the most widely used ideal memristor models developed by the HP Lab does not fit the anticipated nonlinear behaviors of a real memristor. In this paper, we propose the concept and the design of a practical memristor emulator, which can be used to mimic the behavior of the well-known current controlled memristor models like-Simmons tunneling barrier model and the ThrEshold adaptive memristor model. Our proposed emulator model mimics the behavior of the electrical nonlinearity of the fabricated memristor. Prior emulators can only emulate the linear electrical behavior. In addition to the mathematical modeling and analysis of the proposed emulator, we provide SPICE simulation and experimental results. Furthermore, the proposed emulator has been used to verify some applications like Wien Oscillators. Finally, a brief comparison with the previously published emulators is presented to highlight the advantages of the proposed design.
I. INTRODUCTION
A memristor is a two-terminal passive element with a unique non-linear feature, which is not observed in other two-terminal elements like resistors, inductors, or capacitors. Even though the behavior of memristors was investigated two centuries ago [1] , the idea of implementing a memristor was theoretically proposed by Leon Chua in 1971 for the first time [2] . Chua and Kang extended this idea by explaining the fundamental properties of memristive devices in 1976 [3] . Later, in 2008, S. Williams and his team from the HP lab was the first group to fabricate the material structure of a memristor using TiO 2 , but until then it was only a theoretical concept [4] . The memristor is the only nanoscale device that can show the missing link between flux and electrical charges. In the I-V plane, it shows a unique pinched hysteresis loop. It is a special type of resistor, where the resistance increases/decreases depending on the polarity of either the current passing through it or the applied voltage.
The removal/zero value of the excitation source doesn't change the memristor resistance (memristance). This property gives the memristor the capability to act like a memory. Since the introduction of the HP memristor model, many engineers and scientists from all over the world have shown a huge interest to understand and investigate the potential applications of this two terminal non-linear and nanoscale device because of its unique features. Many papers have appeared in literature to explore the possibility of using this device in various applications like high speed memory arrays using neuromorphic circuits, neural networks, sinusoidal and relaxation oscillators, analog and digital circuits, and adaptive filters [5] - [14] .
Although the HP model has enabled numerous research works to understand and analyze different properties and potential applications of the memristor, later it was acknowledged that the HP model failed to provide the actual nonlinear behaviors of the memristor. Besides, the cost and complexity of fabricating a TiO 2 -based nanoscale memristor prevented both industry and the academic community from generating real test data for validation of the derived models and applications. A comprehensive review of the popular memristive models can be found in [15] . A more precise and realistic memristor model is needed to implement a non-linear memristor and investigate all the anticipated applications. Hence, to study and investigate the complex and dynamic nature of this device, numerous circuit-based emulators and macro-models are being developed using the equations of the memristor proposed by the HP Lab [15] - [18] . However, these models have many limitations and cannot mimic the physically developed memristor. Most of these models are only applicable to computer aided simulation of an ideal memristor. Therefore, there is a critical need to develop more realistic circuit based emulators to analyze and understand the properties of the memristor.
Recent efforts to develop circuit based emulators using offthe-shelf components to imitate the behavior of real memristor and other memristive devices like meminductor and memcapacitor are illustrated in [19] - [38] . Most of these emulator circuits have been built using a large number of active and passive components such as Op-Amps, voltage multipliers, MOSFET transistors, resistors, grounded capacitors, floating capacitors, JFETs, zener diodes, BJTs, diodes, microcontroller units, analog to digital converters, digital to analog converters, and differential difference current conveyors. Most of these emulators are complex, unfit for integration or hardware implementation, only suitable for simulation, and require very rigid conditions. Many of these emulators do not exhibit or follow the three characteristic fingerprints of a memristor, which are discussed in [39] .
As an improvement over the HP model, two precise memristor models were recently proposed. These arethe Simmons Tunneling Barrier Model (STBM) [40] and the ThrEshold Adaptive Memristor (TEAM) Model [41] . However, there is no efficient emulator circuit to mimic the electrical nonlinear behavior of the STBM and TEAM models-based memristors. In this paper, we propose a practical emulator circuit design approach that can be utilized for grounded and floating non-linear memristor analysis.
The rest of the paper is organized as follows. In section II, a review of the existing mathematical models of the currentcontrolled memristors is provided. In section II, we present our model and the emulator circuit development approach. Section IV presents the circuit implementation and analysis of the proposed emulator for the Simmons Tunneling Barrier Model. Section V presents the circuit implementation and the analysis of the proposed emulator for the TEAM model. Section VI illustrates the application of the proposed emulator in a Wien Bridge Oscillator. Section VII provides a qualitative comparison of the proposed emulator and some previously proposed emulators. Finally, section VIII concludes the paper with a highlight of our future work. 
II. EXISTING CURRENT-CONTROLLED MEMRISTOR MODELS
The generalized class of current-controlled memristors can be defined as in (1a) [2] , [3] , where R m is the memristance and is a function of the state variable x and current passing through the device. The rate of change of the state variable is a function of the state variable representing the physical boundary nonlinearities and the current as shown in (1b). These relations reveal the unique nonlinear feature of the memristor compared to the conventional passive elements. It is worth to note that if the rate of change of the state variable is a function of the current only, the model represent linear boundary behavior.
A. HP MODEL
In 2008, Strukov et al. introduced the first and the simplest model for memristor [4] (see Fig. 1 ), where the relation between current and voltage can be given by (2) .
Here i(t) is the current passing through the memristor, v(t) is the voltage across the memristor, R on and R off are the minimum and the maximum obtainable memristance, x is the state variable of the memristor that is limited by (0,1), D is the total length of the TiO 2 layer, k = µ v R on D , µ v is the mobility factor, and f (x) is the window function. By differentiating (2a) and substituting it into (2b), we can find the rate of change in the memristance R m as in (3) . Here, R d is the difference between the minimum and the maximum obtainable memristance.
It was observed that the rate of change of the memristance (R m ) is linearly proportional to the current passing through 5400 VOLUME 5, 2017 the memristor. Since a practical memristor is a nonlinear device, the original linear HP model will not be suitable for developing a practical emulator circuit or application. To mimic the nonlinear behavior of the memristor, two more accurate models are proposed. These models are known as the Simmons Tunnel Barrier Model (STBM) and the ThrEshold Adaptive Memristor (TEAM) Model.
B. SIMMONS TUNNEL BARRIER MODEL (STBM)
This model considers that the switching behavior is nonlinear asymmetric due to an exponential dependence of the movement of the ionized dopants, which corresponds to the state variable. In [40] , STBM is used to describe the switching behavior of memristors, where the state variable (x) is described as in (4) .
where C off , C on , i off , i on , a off , a on , b and w c are fitting parameters and exp is the exponential function. Kvatinsky et al. [41] simplified this equation in order to separate the variables under certain conditions. Therefore, the variable is approximated to
is given by (5) and f (x) is the window function of the memristor.
Kvatinsky et al. [41] proposed a simplified memristor model to fit different fabricated models and to support simple analysis and computational efficiency. According to their model, the rate of change of the state variable is given by (6) .
f off and f on are off and on switching window functions, respectively, which describe the physical nonlinearity of the device. k off , k on , α off , α off are constants and i off and i on are off and on threshold currents, respectively. In this paper, STBM and TEAM models have been chosen to be emulated because of 1) STBM represented fabricated and measured memristor device and 2) the TEAM model is more practical and fit with different memristor. In our emulation technique, we consider only the electrical nonlinearity f (x), f off , and f on are considered to be equal unity for both STBM and TEAM. Consequently, the rate of change in the state variable is only function of the current.
III. PROPOSED PRACTICAL MODEL AND MEMRISTOR EMULATOR CIRCUIT
Considering the limitation of the original linear HP model, we intend to develop a practical model and emulator circuit implementation technique that can be applied to both the nonlinear models (STBM and TEAM). For simplicity, we assumed that the window function in these models f (x) is linear and equals to 1. This assumption is based on the mathematical analysis presented in [40] and [41] . Thus, the rate of change of the memristance is proportional to a function of the current passing through the memristor. Therefore, the memristance can be represented by (7), where ψ(i) is the current shaping function, i off and i on are the threshold currents and can be made equal to zero to fit STBM.
Our goal is to build an emulator for the memristor, where the memristance changes according to equation (7) and the current-voltage relation follows equation (2a). Fig. 2 shows the proposed emulator, which consists of two second generation current conveyors (CCII) and a multiplier, in addition to a block that represents the current shaping function. These current conveyors are labeled U1 and U2.
The input voltage to the circuit is given by (8)
where V fb is the feedback voltage, which is the voltage multiplication of V z and the time integral of V s . Hence, V fb can be given by (9)
where α is the multiplier constant and ψ is the shaping function. The output voltage of the first CCII(U1) is V z = i in R 1 . Therefore, the feedback voltage can be reduced to (10) .
By substituting (10) into (8), the input voltage can be given by (11) and the input resistance can be given by (12) .
By differentiating the equation (12), we obtain the rate of change in the memristance as in (13) .
It is clear that this equation is similar to the required equation (7) to realize the memristor model. The key component of the proposed emulator circuit of Fig. 2 is the shaping function. In the simple HP model, the shaping function is absent, and a short circuit would be the simplest shaping function (which means ψ = V z ) for this case. Therefore, according to the ideal HP memristor model, the rate of change in the memristance can be given by (14) .
The realization and analysis of this model (14) has been verified by Elwakil et al. [35] . The results from their implemented emulator match well with the ideal HP memristor model [4] . Since this ideal model does not represent the nonlinear nature of the practical memristor, the emulator must include the shaping function. For the emulator to fit a certain function, the shaping function should fit the equation (13) of the rate of change in the memristance. In the next two sections, we present two practical emulator circuits using our practical technique proposed in Fig. 2 .
IV. IMPLEMENTATION AND VALIDATION OF AN EMULATOR CIRCUIT FOR STBM
In order to realize a practical shaping function, a nonlinear relation is required. In the Simmons model, the nonlinearity is exponential. To implement exponential nonlinearity we plan to utilize the well-known exponential voltage amplifier circuit as shown in Fig. 3(a) . The output voltage of the exponential amplifier can be given by (15) , where I ES is the reverse saturation current.
In order to achieve a sinh function as in the Simmons model, another amplifier circuit having a reversed diode connection is used. The two amplifier circuits are connected together as shown in Fig. 3(b) . The output voltage (V o1 ) of the first Op-Amp can be given by (16) . The output voltage (V o2 ) of the second Op-Amp is given by (17) .
A. IMPLEMENTATION OF THE SHAPING FUNCTION
It is evident that the shaping function is the critical component of our analysis and circuit development effort. The original HP linear model did not consider the shaping function.
Here we considered both symmetric and asymmetric shaping functions. In order to validate the proposed emulator circuit model, we performed both the SPICE simulation of the above circuits and experimentation on the implemented circuit. The proposed circuits are implemented on a PCB board using discrete components.
1) SYMMETRIC SHAPING FUNCTION
The relation of the symmetric shaping function is given by (18) , where R 3 = R 4 = R D . We observed that the input-output relation is symmetric and has a dead region from around -0.6V to 0.6V where the output is almost zero. We have implemented the shaping function circuit of Fig. 3 (b) using an input voltage of amplitude 700mV at 100 Hz, a voltage source at ±12V , a set of resistors of value R 3 = R 4 = 10k , two PN3565 transistors connected as a diode, and a TL084 operational amplifier. We used the GDS-2102 digital storage oscilloscope and Agilent 33220A waveform generator for testing and measurements. The input-output relation of the symmetric shaping circuit based on SPICE simulation is shown in Fig. 4(a) . We observed that the relation is symmetric. Therefore, based on simulation and experimental data, we concluded that this symmetric shaping function matches the STBM with a threshold. Moreover, to exactly model the symmetric shaping function, a MATLAB curve fitting toolbox has been used to extract the model parameters. Fig. 4(c) shows the matching between the experimental results and fitted model where I ES R D = 0.6912nV and V T = 27.7mV .
2) ASYMMETRIC SHAPING FUNCTION
In order to realize an asymmetric shaping function, two different transistors with different properties (for example, one NPN transistor and one PNP transistor) can be used. In this case, the output voltage of the shaping function is given by (19) , where I ES1 and I ES2 are the saturation currents of the transistors connected to R 3 and R 4 , respectively. Fig. 4(b) shows the simulation and experimental results for the non-linear curve of the asymmetric shaping function, which is implemented using two transistors (PN3565 and PN2906), an Op-Amp (TL084), resistors and R 3 = R 4 = 1k . It is observed that the shape is not symmetric and the dead region of the negative part is higher than the positive part. However, in order to have different exponents, a preamplifier can be used. We implemented the asymmetric shaping function for input voltage of amplitude 0.7V at 1 kHz and a voltage source of ±12V . We observed that the dead region of the negative part was higher than the positive part as shown in Fig. 4(b) . From Fig. 4(a) and (b) , we observed that the experimental results closely matched the SPICE simulations. For the symmetrical case of Fig. 4(a) , we calculated the root mean square error (RMSE) between the experimental and simulation results. We found that the error margin was very small and the RMSE is 3.25e-5. Moreover, to exactly model the asymmetric shaping function, a MATLAB curve fitting toolbox was used to extract the model parameters. Fig. 4(c) shows the matching between the experimental results and fitted model where I ES1 R 3 = 0.6912nV , I ES2 R 4 = 0.3645nV , V T 1 = 27.7mV and V T 2 = 30.3mV . Fig. 4 (c) also shows the difference between the symmetric and asymmetric shaping functions. The two shaping functions have the same right part and different left parts.
B. IMPLEMENTATION OF THE EMULATOR CIRCUIT FOR STBM
If we insert the shaping function circuit of Fig. 3(b) into the proposed emulator circuit model of Fig. 2 , we obtain a circuit implementation for STBM as in Fig. 5 , which is realized using two current feedback operational amplifiers AD844 [42] as second-generation current conveyors (CCII), one analog multiplier AD633 (U3) [43] , two transistors PN3565 and some passive elements. The values of the passive elements are R = 2.5k , R 1 = 2k , R 2 = R 3 = R 4 = 10k and C = 10nF. The supply source is ±12V . There is a small modification in the integrator (U2), the output of the shaping function circuit is connected to the resistor to cancel the negative sign coming from the shaping function.
The memristor demonstrates nonlinear (I-V) behavior with hysteresis at a certain frequency, and with the increase of frequency, the behavior gradually becomes linear like a resistor. From the SPICE simulations of Fig. 6 (a-d, blue curves) it was observed that at lower frequencies (1kHz to 2 kHz) the I-V curve shows a higher nonlinearity and larger hysteresis loop, which gradually disappears at higher frequencies. At 7 kHz, the proposed circuit behaves almost like a linear resistor. Therefore, we can conclude that our proposed circuit can accurately emulate the behavior of a memristor within a certain frequency range.
The experimental results obtained from the implemented circuit of Fig. 5 and the simulation results using the same values of the circuit parameters are shown in Fig. 6 . The experimental observations and the simulation results are drawn on the same figure using the same scale to demonstrate the validity of our proposed circuit model. In order to plot the hysteresis loop, the current was sensed using an instrumentational amplifier with its differential inputs connected across the resistor R in Fig. 5 . Fig. 6 shows that the experimental results obtained from the implemented circuit of Fig. 5 closely match the SPICE simulation results. Both experimental and simulation results demonstrate that our proposed emulator circuit of Fig. 5 shows nonlinearity and a hysteresis loop in the I-V plane for a particular frequency range. We also observed that as we increased the frequency of the input signal, the nonlinearity gradually decreased and at a certain point the emulator started to behave like a resistor at a higher frequency (7 kHz and higher). The experimental data was exported from the oscilloscope and redrawn using MATLAB in order calculate the root mean square error between the experiments and simulations.
We also analyzed the memristance of the proposed circuit of Fig. 5 . In Fig. 7(a) we observed that the memristance varied with time for applied sinusoidal signal with amplitude 1V and frequency 2 KHz. Furthermore, we saw that the memristance changed from 0.5 k to 3.2 k . From Fig. 7(b) , we notice that as we increased the frequency of the applied signal, the difference between the maximum and the minimum obtainable memristance decreased, and at some point beyond 8 kHz, the maximum and the minimum memristance coincided, while the emulator circuit acted like a pure resistor. Fig. 8 shows the time domain waveforms of the input voltage and input current of the proposed emulator circuit, where the current and voltage have the same phase, which indicates that it is purely memristive without any series reactive element. Moreover, from Fig. 8 , the nonlinearity of the current in the memristor is obvious (blue curve). This nonlinearity decreases with increase of the frequency and the memristive effect disappears. Up to this point, we have presented all the analysis and results for sinusoidal input. However, our proposed emulator circuit is valid for any types of signal. Fig. 9 shows the behavior of the circuit for pulse and triangular input signals for two different frequencies. To measure the accuracy of our implemented circuit, in addition to the comparison between the simulation and experimental data (as shown in Fig. 6 ), we calculated the root mean squared error (RMSE). Table 1 shows the calculated errors. The error is coming from the parasitic element in the x and z terminals of the AD844 (discrete component of the current feedback operational amplifiers (CFOA)) and the passive elements used in the circuit. The cause of the error is due to the uncertainty and the percentage of the error in the passive elements, which is around 10%. We like to mention that the experimentation is done using commercial off-the-shelf discrete circuit components available in the academic labs. Any off-theshelf discrete circuit component suffers significant deviation from its specified characteristics under any circumstances. Additionally, the DC offset (introduced by the IC of AD844) leads to some error in the calculation. We think that this level of error is acceptable if we compare it with other similar work published in well-known journals [20] . In order to minimize this error, we need to use highly precise circuit elements in a very sophisticated and automated calibration environment. Even then, we will have some errors due to the non-idealities and variations of practical circuit components.
V. IMPLEMENTATION OF AN EMULATOR CIRCUIT FOR THE ThrEshold ADAPTIVE MEMRISTOR MODEL (TEAM) MODEL
In the TEAM model, the rate of change of the memristance is a power function with power α = 9 [41] . The power relation can be realized by the multiplication operation. We propose to utilize a Voltage Multiplier circuit as shown in Fig. 10(a) , where α = 3. If we implement the voltage multiplier circuit using AD633 as in [25] , we obtain the circuit of the shaping function for the TEAM model as shown in Fig. 10(b) . The input-output relation of the TEAM shaping function is given by (20) , where V o is the output voltage, V in is the input voltage, and α is the multiplier constant.
Now if we use the proposed shaping function circuit of Fig. 10(b) in the emulator circuit model of Fig. 2 we obtain the emulator circuit to implement the TEAM model as shown in Fig. 11 . The proposed circuit is realized and implemented with commercial current feedback operational amplifiers, AD844 (for U1 and U2), which is used as second generation current conveyors (CCII+), one analog multiplier, AD633 (U3), and some passive elements. The values of the passive elements are R = 2.5k , R 1 = 2k , R 2 = 1k , and C = 10nF. For simplicity, in our experimental work, we used only two voltage multipliers in series and the reason was to minimize the parasitic effect that was coming from the discrete components. The advantages of this design choice are higher stability of the proposed emulator circuit and suitability for several practical applications.
In order to measure the accuracy of the proposed emulator, we have compared the numerical results obtained from the behavioral model of the TEAM model with the results obtained from the SPICE simulation. The parameters used for the behavioral model are α off = 3, α on = 3, R on = 0.9K , R off = 1K and k = 1e13 for different frequencies. It can be observed from Fig. 12 that the SPICE simulation results and the numerical results from the behavior model match well. The root mean square error, RMSE, is less than 1.75e-3.
For the verification of the proposed emulator circuit for the TEAM model, we first implemented the shaping circuit of Fig. 10(b) using an input voltage of amplitude 10V at 10Hz. For the emulator circuit, we used an input voltage of amplitude 2.0 Vp-p at different frequencies with a DC supply of ±12V . Fig. 13 shows the non-linear curves of the proposed shaping function obtained from the SPICE simulation and the experimental measurements conducted on the implemented shaping function circuit. It can also be observed that the VOLUME 5, 2017 simulation results and the experimental observations match well for our proposed model and circuit. Fig. 14 shows the input-output relation of the shaping function circuit. It is obvious that the relation is asymmetric. The hysteresis loops obtained from the simulation and experimental data for the proposed emulator circuit of Fig. 11 are shown in Fig. 15 . We observed that the emulator had a pinched hysteresis loop in the I-V plane, as expected. For instance, the result at 100 Hz shows similar behavior to the TEAM model [41] and shows large nonlinearity in the I-V plane. With the increase of the frequency, the lobe area shrinks gradually. Again, it can be observed that the experimental results match very well with the simulation results. The current was sensed using an instrumentational amplifier sensing the differential voltage across the resistance R. We also computed the RMSE between the SPICE simulation and experimental data of Fig. 15 . Table 2 presents the error calculation.
Since the memristor is a memristive element, no phase shift should be observed between the voltage and the current in the time domain. From Fig. 16 , it appears that the proposed emulator circuit of Fig. 11 (based on the TEAM Model) does not have a phase shift between the current and the voltage in the time domain. Clearly, the current is zero whenever the voltage is zero, which is a signature property of the memristor [2] , [44] . Therefore, the proposed circuit of Fig. 11 behaves like a purely memristive element without any series reactive element. However, a closer look at the Fig. 15 reveals that at a higher frequency, there is a very minor phase shift. This is because the emulator circuit is implemented with discrete components for testing. It would be impossible to ensure an ideal zero phase shift property at a higher frequency using off-the-shelf discrete components due to their inherent parasitic effects. Therefore, the minor phase shift in Fig. 15(d) is not due to the modeling error; it is due to the parasitic effects of the discrete components. The input CCII, (U 1), has finite input resistance and capacitance. The input resistance R of our proposed circuit model (Fig. 2) will be affected by the input resistance of U1. The capacitive effect of CCII becomes prominent at higher frequencies. As discussed in [28] and [34] , the existence of a reactive element in series with a memristor causes a phase shift in the hysteresis. Thus, a phase shift at high frequencies is inevitable for off-the-shelf components.
From the SPICE simulation of the proposed circuit of Fig. 11 we observed (see Fig. 17(a) ) the memristance changes form 0.7 k to 1. 8 k with time for the frequency of 1 kHz and amplitude of 1 V of sinusoidal signal. Fig. 17(a) shows the maximum and the minimum achievable memristance, which changes with the frequency. Here, R min is almost constant and it represents R. R max decreases gradually with the frequency of the sinusoidal input signal and at one point it coincides with R min . This indicates that beyond a certain frequency, the emulator circuit starts to behave like a linear resistor. 
VI. MEMRISTOR BASED WIEN BRIDGE OSCILLATOR
Recently, it was claimed in different publications that passive resistors can be replaced by memristors in many applications like a relaxation oscillator and a Wien Bridge oscillator. Several memristor based oscillators were illustrated in [11] , [14] and [45] - [47] . Using the memristor instead of the resistor, we observed that when the poles would be oscillating we could still get sustained oscillation because of the memristive properties. To investigate the applicability of our proposed emulator circuits we have demonstrated a Wien Bridge oscillator implementation using the proposed emulator for the Simmons model as shown in Fig. 18(a) . Here, we replace the resistor R 4 by our memristor emulator. The oscillator is experimentally verified based on the Simmons tunnel memristor emulator circuit using the following values R 1 = 3.3K , R 2 = 37.5K , R 3 = 12.88K , C 1 = C 2 = 100nF and the DC voltage is ±12V . The gain of the oscillator is adjusted by the ratio between R 2 and R 3 in order to obtain a sustained sinusoidal signal as shown in Fig. 18(b) . It is important to note that in order to use the memristor, the output frequency of the oscillator should be chosen within the operating range of the memristor. But if the required output frequency is outside the range of the memristive behavior then it will act like a resistor. In our experimental work, we adjusted the circuit to oscillate with a frequency around 500 Hz, where the memristive behavior of our circuit exists.
VII. COMPARISON WITH THE EXISTING EMULATORS
Since our emulator is a new type of nonlinear memristor emulator, it would not be very meaningful to perform quantitative comparison of the proposed emulator with the existing emulator circuits, which are mostly based on the original HP linear model. To the best of our knowledge, our proposed emulator circuit is probably the first nonlinear emulator circuit. However, to provide a comparative picture of the most prominent existing emulators and the proposed emulator, we added some qualitative analysis in this section. Table 3 provides the comparative information.
The proposed emulator model can be configured for both floating and grounded configurations. Researchers are exploring both grounded and floating memristors for diverse applications. For example, many analog applications may require the floating memristor circuit. The previous emulators were designed to fit certain models, which were either voltage-controlled or current-controlled models. These emulators werebuilt with an analog integrator where the integrator output represents the state variable that is stored in a capacitor. The voltage across the capacitor should be continuously refreshed because the capacitor has a leaking resistance that discharges the state voltage. Therefore, the voltage-controlled emulators are good only for continuous analog applications and it is not wise to use those for digital circuits. The capacitors also need to have a very high quality factor.
In the original HP linear model, the impact of the shaping function was not considered. All the previous emulators were synthesized based on the symmetric simple linear model of the memristor. Therefore, the proposed emulator can be synthesized to fit different models, and two practical cases have been introduced. Moreover, our emulator is not complex like many of the previous designs. Its complexity depends on the complexity of the required model to fit. Our proposed model can be implemented with both symmetric and asymmetric shaping functions. Therefore, the proposed emulator can be designed to fit both symmetric and asymmetric behaviors.
Another aspect of the emulator circuits is its input impedance, which is important because the memristor would be connected to other elements in an application either as a passive or an active component. Therefore, input impedance should be included in any circuit representation of a physical device like a memristor. For instance, the input impedance of Lopez's emulator [20] is infinity, which would not add a loading effect if it is connected in any circuits. This would not be true for a physical memristor. Our proposed circuit has finite input impedance.
VIII. CONCLUSION
This paper presents a practical memristor emulator circuit development technique to mimic the nonlinear behavior of the memristor. We demonstrated two different emulator circuits for an approximated version of the two popular and realistic memristor models: the Simmons Tunneling Barrier Model (STBM) and the ThrEshold Adaptive Memristor (TEAM) models using a linear window function. For STBM, we implemented both symmetric and asymmetric shaping function circuits. Our numerical analysis based on behavioral model, simulation using SPICE and the experimental results match very well, which indicate that the proposed circuits can accurately imitate the behavior of a memristor and satisfy all three fingerprints of a memristor. Our emulator circuits have the potential to be used in many practical applications in the analog and digital domain. To verify the applicability and validity of the proposed circuits, we demonstrated a Wien Bridge Oscillator circuit with one of the proposed emulator circuits. The proposed circuits are practical and simple to design compared to many other emulator circuits proposed by different groups. Finally, in this work we have proposed and discussed the grounded memristor emulator to clarify the idea. However, the proposed circuit can be easily modified to work as floating memristor emulator by adding only one CCII to the circuit to convey the current to the other terminal and mirror its voltage to be added to the output of the multiplier. He has also been serving the professional community as the symposium chair, conference track chair, special session organizer and session chair for over a decade. VOLUME 5, 2017 
